zt_test_ac_LTspice.cir
1.42 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
LTspice multi-conductor transmission line validation model
* Created by Spice cable model builder v1.9.3
*
*
* Voltage sources, source end
*
VS_1 1 0 AC 0.000000E+00 0.000000E+00
VS_2 2 0 AC 1.000000E+00 0.000000E+00
VS_3 3 0 AC 0.000000E+00 0.000000E+00
VS_4 4 0 AC 0.000000E+00 0.000000E+00
*
* Voltage sources, load end
*
VL_1 5 9 AC 0.000000E+00 0.000000E+00
VL_2 6 9 AC 0.000000E+00 0.000000E+00
VL_3 7 9 AC 0.000000E+00 0.000000E+00
VL_4 8 9 AC 0.000000E+00 0.000000E+00
*
*Impedance network at source end
*
RS_1 10 1 5.000000E+01
RS_2 11 2 5.000000E+01
RS_3 12 3 1.000000E-08
RS_4 13 4 1.000000E-08
*
*Impedance network at load end
*
RL_1 14 5 5.000000E+01
RL_2 15 6 5.000000E+01
RL_3 16 7 1.000000E-08
RL_4 17 8 1.000000E-08
*
*Link to transmission line sub-circuit
*
xtransmission_line
+ 10 11 12 13 0
+ 14 15 16 17 9
+zt_test_ac
*
.INCLUDE ./zt_test_ac_LTspice.lib
*
.AC DEC 143 1.000000E+02 1.000000E+09
*
.PRINT ac VDB(10)
.PROBE
*
*
.END